Your new design has a bus timing issue. The shared bus between two FPGA controllers seems to be the problem. Looking at the bus on a logic analyzer you see that there is 800 ps of timing skew across ...